This document defines a layer model that covers the entire stack of universal gate-based quantum computers. The group of lower-level (hardware) layers are organized in different hardware stacks tailored to different hardware architectures, while the group of higher-level (software) layers are built on top of these and expected to be common for all quantum computing systems. The higher-up in the stack, the more agnostic it will be from underlying layers. Reducing the dependencies between higher and lower layers is a crucial point for optimized quantum computations. A co-requisite point is to allow for a free but well-defined flow of information up and down the higher and lower layers to allow for co-designing hardware and software.
The scope of this Technical Report is restricted to a universal gate-based quantum-computing model, also known as a digital or circuit quantum-computing model, on multiple physical systems such as transmon, spin-qubit, ion-trap, neutral-atom, and others. This document does not apply to technologies like the universal adiabatic quantum-computing model and its heuristic form quantum annealing, if they do not correspond to a gate-based quantum circuit. Due to major architecture differences in lower layers, it does not apply either to the universal photonic one-way quantum computing model even though it is fully compatible with gate-based quantum-computing model. Moreover, quantum computing models that are not universal, such as quantum simulators and special purposes, are also out of scope.
Limiting the scope to a universal gate-based quantum computing model is justified by expected commonalities at the higher layers, mainly above the hardware abstraction layer (HAL), up to the service layer. These commonalities imply a market for software products usable for this wide range of quantum computing technologies.
The present Technical Report is focussed on a high-level (functional) description of the layers involved. Additional details of the individual layers are reserved for other future CEN/CLC/TRs.

  • Technical report
    19 pages
    English language
    e-Library read for
    ×1 day

Frequently Asked Questions

KVT is a Technical Committee within the Slovenian Institute for Standardization (SIST). It is named "Kvantne tehnologije". This committee has published 1 standards.

KVT develops SIST standards in the area of Z - INFORMATION TECHNOLOGY - Information technology. Currently, there are 1 published standards from this technical committee.

The Slovenian Institute for Standardization (SIST) is the national standards body of Slovenia. SIST adopts European and international standards as Slovenian national standards and develops original Slovenian standards where needed. As a member of ISO, IEC, CEN, and CENELEC, SIST represents Slovenian interests in international standardization.

A Technical Committee (TC) in SIST is a group of experts responsible for developing international standards in a specific technical area. TCs are composed of national member body delegates and work through consensus to create standards that meet global industry needs. Each TC may have subcommittees (SCs) and working groups (WGs) for specialized topics.

Loading...